### Features

- The MCP2025 is compliant with:
  - LIN Bus Specifications Version 1.3, and 2.x
  - SAE J2602-2
- Supports Baud Rates up to 20 kBaud
- 43V Load Dump Protected
- Maximum Continuous Input Voltage of 30V
- Wide LIN Compliant Supply Voltage: 6.0-18.0V
- Extended Temperature Range: -40 to +125°C
- Interface to PIC® EUSART and Standard USARTs
- Wake-up on LIN Bus Activity or Local Wake Input
- LIN Bus Pin
  - Internal Pull-up Termination Resistor and Diode for Slave Node
  - Protected Against VBAT Shorts
  - Protected Against Loss of Ground
  - High Current Drive
- TXD and LIN Bus Dominant Time-out Function
- Two Low-power Modes
  - TRANSMITTER-OFF: 90 µA (typical)
  - POWER-DOWN mode: 4.5 µA (typical)
- MCP2025 On-chip Voltage Regulator
  - Output Voltage of 5.0V or 3.3V 70 mA Capability with Tolerances of ±3% Over Temperature Range.
  - Internal Short Circuit Current Limit
  - Only External Filter and Load Capacitors Needed
- Automatic Thermal Shutdown
- High Electromagnetic Immunity (EMI), Low Electromagnetic Emission (EME)
- Robust ESD Performance: ±15 kV for LBUS and VBB Pin (IEC61000-4-2)
- Transient Protection for LBUS and VBB pins in Automotive Environment (ISO7637)
- Meets stringent automotive design requirements including “OEM Hardware Requirements for LIN, CAN and FlexRay Interfaces in Automotive Applications”, Version 1.2, March 2011
- Multiple Package Options Including Small 4x4 mm DFN

### Description

The MCP2025 provides a bidirectional, half-duplex communication physical interface to meet the LIN bus specification Revision 2.1 and SAE J2602-2. The device incorporates a voltage regulator with 5V or 3.3V 70 mA regulated power supply output.

The device has been designed to meet the stringent quiescent current requirements of the automotive industry and will survive +43V load dump transients, and double battery jumps.

MCP2025 family members include:

- MCP2025-500, 8-pin, LIN driver with 5.0V regulator
- MCP2025-330, 8-pin, LIN driver with 3.3V regulator

### Package Types (Top View)

<table>
<thead>
<tr>
<th>PDIP, SOIC</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
</tr>
<tr>
<td>VBB</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>4x4 DFN</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
</tr>
<tr>
<td>VBB</td>
</tr>
</tbody>
</table>

**lin**

LOCAL INTERCONNECT NETWORK

© 2012 Microchip Technology Inc.
1.0 FUNCTION DESCRIPTION

The MCP2025 provides a physical interface between a microcontroller and a LIN half-duplex bus. It is intended for automotive and industrial applications with serial bus baud rates up to 20 kbaud. This device will translate the CMOS/TTL logic levels to LIN logic levels, and vice versa. The device offers optimum EMI and ESD performance; it can withstand high voltage on the LIN bus. The device supports two low-power modes to meet automotive industry power consumption requirements. The MCP2025 also provides a +5V or 3.3V 70 mA regulated power output.

1.1 Modes of Operation

The MCP2025 works in five modes: POWER-ON-RESET mode, POWER-DOWN mode, READY mode, OPERATION mode, and TRANSMITTER-OFF mode. For an overview of all operational modes, please refer to Table 1-1. For the operational mode transition, please refer to Figure 1-1.

1.1.1 POWER-ON-RESET MODE

Upon application of VBB, or whenever the voltage on VBB is below the threshold of regulator turn off voltage VOFF (typically 4.50V), the device enters POWER-ON-RESET mode (POR). During this mode, the device maintains the digital section in a reset mode and waits until the voltage on pin VBB rises above the threshold of regulator turn on voltage VON (typically 5.75V) to enter READY mode. In POWER-ON-RESET mode, the LIN physical layer and voltage regulator are disabled, and the RESET pin is switched to ground.

Note 1: VREG_OK : Regulator Output Voltage > 0.8VREG_NOM.

2: If the voltage on pin VBB falls below VOFF, the device will enter POWER-ON-RESET mode from all other modes, which is not shown in the figure.

3: Faults include TXD/LBUS permanent dominant, LBUS short to VBB, thermal protection, and VREG_OK is false.

FIGURE 1-1: STATE DIAGRAM
1.1.2 READY MODE

The device enters READY mode from POR mode after the voltage on VBb rises above the threshold of regulator turn on voltage VON or from POWER-DOWN mode when a remote or local wake-up event happens. Upon entering READY mode, the voltage regulator and receiver section of the transceiver are powered up. The transmitter remains in an off state. The device is ready to receive data but not to transmit. In order to minimize the power consumption, the regulator operates in a reduced power mode. It has a lower GBW product and thus is slower. However, the 70 mA drive capability is unchanged.

The device stays in READY mode until the output of the voltage regulator has stabilized and CS/LWAKE pin is HIGH (’1’).

1.1.3 OPERATION MODE

If the CS/LWAKE pin changes to high while VREG is OK (VREG > 0.8*VREG_NOM) and TXD pin is HIGH, the part enters OPERATION mode from either READY or TRANSMITTER-OFF mode.

In this mode, all internal modules are operational. The internal pull-up resistor between LBUS and VBB is connected only in this mode.

The device goes to TRANSMITTER-OFF mode at the falling edge on the CS/LWAKE pin or when a fault is detected.

1.1.4 TRANSMITTER-OFF MODE

If VREG is OK (VREG > 0.8*VREG_NOM), the TRANSMITTER-OFF mode can be reached by setting CS/LWAKE to HIGH when TXD pin is LOW from READY mode; or by pulling down CS/LWAKE to low from OPERATION mode.

In TRANSMITTER-OFF mode, the receiver is enabled but the LBUS transmitter is off. It is a lower power mode. In order to minimize the power consumption, the regulator operates in a reduced power mode. It has a lower GBW product and thus is slower. However, the 70 mA drive capability is unchanged.

The transmitter is also turned off whenever the voltage regulator is unstable or recovering from a fault. This prevents unwanted disruption on the bus during times of uncertain operation.

1.1.5 POWER-DOWN MODE

POWER-DOWN mode is entered by pulling down both the CS/LWAKE pin and TXD to low from TRANSMITTER-OFF mode. In POWER-DOWN mode, the transceiver and the voltage regulator are both off. Only the Bus Wake-up section and the CS/LWAKE pin wake-up circuits are in operation. This is the lowest power mode.

If any bus activity (e.g. a BREAK character) occurs or CS/LWAKE is set to HIGH during POWER-DOWN mode, the device will immediately enter READY mode and enable the voltage regulator. Then, once the regulator output has stabilized (approximately 0.3 ms to 1.2 ms) it can go to either the OPERATION mode or TRANSMITTER-OFF mode. Refer to Section 1.1.6 “Remote Wake-up” for more details.

1.1.6 REMOTE WAKE-UP

The remote wake-up sub module observes the LBUS in order to detect bus activity. In POWER-DOWN mode, the normal LIN recessive/dominant threshold is disabled, and the LIN bus Wake-Up Voltage Threshold VWK(LBUS) is used to detect bus activities. Bus activity is detected when the voltage on the LBUS falls below the LIN bus Wake-Up Voltage Threshold VWK(LBUS) (approximately 3.4V) for at least tBDB (a typical duration of 80 µs ) followed by a rising edge. Such a condition causes the device to leave POWER-DOWN mode.

### Table 1-1: OVERVIEW OF OPERATIONAL MODES

<table>
<thead>
<tr>
<th>State</th>
<th>Transmitter</th>
<th>Receiver</th>
<th>Internal Wake Module</th>
<th>Voltage Regulator</th>
<th>Operation</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>POWER-ON-RESET</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>Transfer to READY mode after VBb &gt; VON</td>
<td></td>
</tr>
<tr>
<td>READY</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>ON</td>
<td>If CS/LWAKE is high, then proceed to OPERATION or TRANSMITTER-OFF mode</td>
<td>Bus Off state</td>
</tr>
<tr>
<td>OPERATION</td>
<td>ON</td>
<td>ON</td>
<td>OFF</td>
<td>ON</td>
<td>If CS/LWAKE is low level, then TRANSMITTER-OFF mode</td>
<td>Normal operation mode</td>
</tr>
<tr>
<td>POWER-DOWN</td>
<td>OFF</td>
<td>OFF</td>
<td>Activity Detect</td>
<td>OFF</td>
<td>On LIN bus rising edge or CS/LWAKE high level, go to READY mode</td>
<td>Lowest power mode</td>
</tr>
<tr>
<td>TRANSMITTER-OFF</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>ON</td>
<td>If TXD and CS/LWAKE low level, then POWER-DOWN or POWER-DOWN</td>
<td>Bus Off state, lower power mode</td>
</tr>
</tbody>
</table>

Note: The TXD pin needs to be set high before setting the CS/LWAKE pin to low in order to jump and stay in TRANSMITTER-OFF mode. If the TXD pin is set or maintained low before setting the CS/LWAKE pin to low, the part will transit to TRANSMITTER-OFF mode and then jump to POWER-DOWN mode after a deglitch delay of about 20 µs.
1.2 Pin Descriptions

Please refer to Table 1-2 for the pinout overview.

1.2.1 VBB
Battery Positive Supply Voltage pin. An external diode is connected in series to prevent the device from being reversely powered (refer to Figure 1-9).

1.2.2 VREG
Positive Supply Voltage Regulator Output pin. An on-chip Low Dropout Regulator (LDO) gives +5.0 or +3.3V 70 mA regulated voltage on this pin.

1.2.3 VSS
Ground pin.

1.2.4 TXD
Transmit data input pin (TTL level, HV compliant, adaptive pull-up). The transmitter reads the data stream on the TXD pin and sends it to the LIN bus. The LBUS pin is low (dominant) when TXD is low, and high (recessive) when TXD is high.

The Transmit Data Input pin has an internal adaptive pull-up to an internally-generated 4.2V (approximately). When TXD is ‘0’, a weak pull-up (~900 kΩ) is used to reduce current. When TXD is ‘1’, a stronger pull-up (~300 kΩ) is used to maintain the logic level. A series reverse-blocking diode allows applying TXD input voltages greater than the internally generated 4.2V and renders the TXD pin HV compliant up to 30V (see Block Diagram).

1.2.5 RXD
Receive Data Output pin. The RXD pin is a standard CMOS output pin and it follows the state of the LBUS pin.

1.2.6 LBUS
LIN Bus pin. LBUS is a bidirectional LIN bus Interface pin and is controlled by the signal TXD. It has an open collector output with a current limitation. To reduce ElectroMagnetic Emission, the slopes during signal changes are controlled, and the LBUS pin has corner-rounding control for both falling and rising edges.

The internal LIN receiver observes the activities on the LIN bus, and generates the output signal RXD that follows the state of the LBUS. A first degree 160 KHz, low-pass input filter optimizes ElectroMagnetic immunity.

1.2.7 CS/LWAKE
Chip Select and Local Wake-up Input pin (TTL level, high voltage tolerant). This pin controls the device state transition. Refer to Figure 1-1.

An internal pull-down resistor will keep the CS/LWAKE pin low to ensure that no disruptive data will be present on the bus while the microcontroller is executing a POWER-ON RESET and I/O initialization sequence. When CS/LWAKE is ‘1’, a weak pull-down (~600 KΩ) is used to reduce current. When CS/LWAKE is ‘0’ a stronger pull-down (~300 KΩ) is used to maintain the logic level.

This pin may also be used as a local wake-up input (See Figure 1-9). The microcontroller will set the I/O pin to control the CS/LWAKE. An external switch, or other source, can then wake-up both the transceiver and the microcontroller.

Note: CS/LWAKE should NOT be tied directly to pin VREG as this could force the MCP2025 into OPERATION mode before the microcontroller is initialized.

1.2.8 RESET
RESET OUTPUT pin. This is an open drain output pin. It indicates the internal voltage has reached a valid, stable level. As long as the internal voltage is valid (above 0.8VREG), this pin will present high impedance; otherwise the RESET pin switches to ground.

<table>
<thead>
<tr>
<th>PIN Name</th>
<th>PIN Number</th>
<th>PIN Type</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>VREG</td>
<td>8</td>
<td>Output</td>
<td>Voltage regulator output</td>
</tr>
<tr>
<td>VSS</td>
<td>3</td>
<td>Power</td>
<td>Ground</td>
</tr>
<tr>
<td>VBB</td>
<td>1</td>
<td>Power</td>
<td>Battery</td>
</tr>
<tr>
<td>TXD</td>
<td>6</td>
<td>Input, HV-tolerant</td>
<td>Transmit data input</td>
</tr>
<tr>
<td>RXD</td>
<td>5</td>
<td>Output</td>
<td>Receive data output</td>
</tr>
<tr>
<td>LBUS</td>
<td>4</td>
<td>I/O, HV</td>
<td>LIN Bus</td>
</tr>
<tr>
<td>CS/LWAKE</td>
<td>2</td>
<td>TTL Input, HV-tolerant</td>
<td>Chip Select and Local Wake-up input</td>
</tr>
<tr>
<td>RESET</td>
<td>7</td>
<td>Open Drain Output, HV-tolerant</td>
<td>Reset output</td>
</tr>
</tbody>
</table>
1.3 Fail-Safe Features

1.3.1 GENERAL FAIL-SAFE FEATURES

- An internal pull-down resistor on the CS/LWAKE pin disables the transmitter if the pin is floating.
- An internal pull-up resistor on the TXD pin places TXD in HIGH, thus the LBUS is recessive if the TXD pin is floating.
- High-impedance and low leakage current on LBUS during loss of power or ground.
- The current limit on LBUS protects the transceiver from being damaged if the pin is shorted to VBB.

1.3.2 THERMAL PROTECTION

The thermal protection circuit monitors the die temperature and is able to shut down the LIN transmitter and voltage regulator.

There are three causes for a thermal overload. A thermal shut down can be triggered by any one, or a combination of, the following thermal overload conditions:

- Voltage regulator overload
- LIN bus output overload
- Increase in die temperature due to increase in environment temperature

The recovery time from the thermal shutdown is equal to adequate cooling time.

Driving the TXD and checking the RXD pin makes it possible to determine whether there is a bus contention (TXD = high, RXD = low) or a thermal overload condition (TXD = low, RXD = high).

FIGURE 1-2: THERMAL SHUTDOWN STATE DIAGRAMS

1.3.3 TXD/LBUS TIME-OUT TIMER

The LIN bus can be driven to a dominant level either from the TXD pin or externally. An internal timer deactivates the LBUS transmitter if a dominant status (LOW) on the LIN bus lasts longer than Bus Dominant Time-out Time \( t_{TO(LIN)} \) (approximately 20 milliseconds); at the same time, RXD output is put in recessive (HIGH) and the internal pull-up resistor between LBUS and VBB is disconnected. The timer is reset on any recessive LBUS status or POR mode. The recessive status on LBUS can be caused either by the bus being externally pulled up or by the TXD pin being returned high.

1.4 Internal Voltage Regulator

The MCP2025 has a positive regulator capable of supplying +5.00 or +3.30 VDC ±3% at up to 70mA of load current over the entire operating temperature range of -40°C to +125°C. The regulator uses an LDO design, is short-circuit-protected and will turn the regulator output off if its output falls below the Shutdown Voltage Threshold \( V_{SD} \).

With a load current of 70mA, the minimum input to output voltage differential required for the output to remain in regulation is typically +0.5V (+1V maximum over the full operating temperature range). Quiescent current is less than 100 µA with a full 70mA load current when the input to output voltage differential is greater than +3.00V.

Regarding the correlation between VBB, VREG and IDD, please refer to Figure 1-6 and Figure 1-7. When the input voltage (VBB) drops below the differential needed to provide stable regulation, the voltage regulator output \( V_{REG} \) will track the input down to approximately VOFF. The regulator will turn off the output at this point. This will allow PIC microcontrollers, with internal POR circuits, to generate a clean arming of the POWER-ON RESET trip point. The MCP2025 will then monitor VBB and turn on the regulator when VBB is above the threshold of regulator turn on voltage \( V_{ON} \).

Under specific ambient temperature and battery voltage range, the voltage regulator can output as high as 150 mA current. For current load capability of the voltage regulator, refer to Figure 1-4 and Figure 1-5.

In POWER-DOWN mode, the VBB monitor is turned off (see Section 1.1.5 “Power-down Mode” for details).

Note: The regulator overload current limit is approximately 250 mA. The regulator output voltage \( V_{REG} \) is monitored. If output voltage \( V_{REG} \) is lower than \( V_{SD} \), the voltage regulator will turn off. After a recovery time of about 3mS, the \( V_{REG} \) will be checked again. If there is no short circuit, \( (V_{REG} > V_{SD}) \) then the voltage regulator remains on.

The regulator requires an external output bypass capacitor for stability. See FIGURE 2-1: “ESR Curves For Load Capacitor Selection” for correct capacity and ESR for stable operation.
FIGURE 1-3: VOLTAGE REGULATOR BLOCK DIAGRAM

FIGURE 1-4: 5.0V V\textsubscript{REG} VS. I\textsubscript{REG} AT V\textsubscript{BB} = 12V

FIGURE 1-5: 3.3V V\textsubscript{REG} VS. I\textsubscript{REG} AT V\textsubscript{BB} = 12V
FIGURE 1-6: VOLTAGE REGULATOR OUTPUT ON POWER-ON RESET

- **Note 1:** Start-up, \( V_{BB} < V_{ON} \), regulator off
- **Note 2:** \( V_{BB} > V_{ON} \), regulator on
- **Note 3:** \( V_{BB} \leq \text{Minimum } V_{BB} \text{ to maintain regulation} \)
- **Note 4:** \( V_{BB} < V_{OFF} \), regulator will turn off

- Minimum \( V_{BB} \) to maintain regulation
- \( V_{REG} \) at \( V_{REG-NOM} \)
1.5 Optional External Protection

1.5.1 REVERSE BATTERY PROTECTION
An external reverse-battery-blocking diode should be used to provide polarity protection (see Figure 1-9).

1.5.2 TRANSIENT VOLTAGE PROTECTION (LOAD DUMP)
An external 43V transient suppressor (TVS) diode, between VBB and ground, with a transient protection resistor (RTP) in series with the battery supply and the VBB pin protects the device from power transients and ESD events greater than 43V (see Figure 1-9). The maximum value for the RTP protection resistor depends upon two parameters: the minimum voltage the part will start at, and the impacts of this RTP resistor on the VBB value, thus on the Bus recessive level and slopes.

This leads to a set of three equations to fulfill.

Equation 1-1 provides a max RTP value according to the minimum battery voltage the user wants the part to start with.

Equation 1-2 provides a max RTP value according to the maximum error on the recessive level, thus VBB, since the part uses VBB as the reference value for the recessive level.

Equation 1-3 provides a max RTP value according to the maximum relative variation the user can accept on the slope when IREG varies.

Since both Equation 1-1 and Equation 1-2 must be fulfilled, the maximum allowed value for RTP is the smaller of the two values found when solving Equation 1-1 and Equation 1-2.

Usually, Equation 1-1 gives the higher constraint (smaller value) for RTP as shown in the example where VBATmin is 8V.

However, the user needs to verify that the value found in Equation 1-1 also satisfies Equation 1-2 and Equation 1-3.

While this protection is optional, it should be considered as good engineering practice.
EQUATION 1-1:

\[
R_{TP} \leq \frac{V_{BAT_{min}} - 5.5V}{250mA}
\]

\[
5.5V = V_{OFF} + 1.0V
\]

250 mA is the peak current at power-on when \( V_{BB} = 5.5V \).

Assume that \( V_{BAT_{min}} = 8V \). Equation 1-1 gives 10Ω.

EQUATION 1-2:

\[
R_{TP} \leq \frac{\Delta V_{RECESSIVE}}{I_{REGMAX}}.
\]

\( \Delta V_{RECESSIVE} \) is the maximum variation tolerated on the recessive level.

Assume that \( \Delta V_{RECESSIVE} = 1V \) and \( I_{REGMAX} = 50mA \). Equation 1-2 gives 20Ω.

EQUATION 1-3:

\[
R_{TP} \leq \frac{\Delta \text{Slope} \times (V_{BAT_{min}} - 1V)}{I_{regmax}}
\]

\( \Delta \text{Slope} \) is the maximum variation tolerated on the slope level and \( I_{regmax} \) is the maximum current the regulator will provide to the load.

Assume that \( \Delta \text{Slope} = 15\% \), \( V_{BAT_{min}} = 8V \) and \( I_{REG_MAX} = 50mA \). Equation 1-3 gives 20Ω.

1.5.3 \text{CBAT CAP}

Selecting \( C_{BAT} = 10^* C_{REG} \) is recommended, however this leads to a high value cap. Lower values for \( C_{BAT} \) cap can be used, but certain rules must be followed. In any case, the voltage at the \( V_{BB} \) pin should remain above \( V_{OFF} \) when the device is turned on.

The current peak at start-up (due to the fast charge of the \( C_{REG} \) and \( C_{BAT} \) capacitor) may induce a significant drop on the \( V_{BB} \) pin. This drop is proportional to the impedance of the \( V_{BAT} \) connection (see Figure 1-9).

Let’s assume that the \( V_{BAT} \) connection is mainly inductive and resistive, and that the customer knows the resistive and inductive values of the connection.

The following formula gives an indication of the minimum value the customer should use for \( C_{BAT} \):

EQUATION 1-4:

\[
C_{BAT} = \frac{100L^2 + R_{tot}^2}{\sqrt{L^2 + \frac{R_{tot}^2}{100}}}
\]

where \( L \) is in mH and \( R_{TOT} \) in Ω.

Equation 1-4 allows lower \( C_{BAT}/C_{REG} \) values than the \( 10^* \) ratio we recommend.

Assume that we have a good quality connection with \( R_{TOT} = 0.1\Ω \) and \( L = 0.1\ mH \).

Solving the equation results in \( \frac{CBAT}{CREG} = 1 \).

If \( R_{TOT} \) is increased to 1Ω, the result becomes \( C_{BAT}/C_{REG} = 1.4 \).

But if the connection is highly resistive or highly inductive (poor connection), the \( C_{BAT}/C_{REG} \) ratio greatly increases.

For a highly inductive connection: \( R_{TOT} = 0.1\Ω \) and \( L = 1\ mH \); the \( C_{BAT}/C_{REG} \) ratio increases to 7.

For a highly resistive connection: \( R_{TOT} = 10\Ω \) and \( L = 0.1\ mH \); again, the \( C_{BAT}/C_{REG} \) ratio increases to 7.

Figure 1-8 shows the minimum recommended \( C_{BAT}/C_{REG} \) ratio as a function of the impedance of the \( V_{BAT} \) connection.
FIGURE 1-8: Minimum Recommended $C_{BAT}/C_{REG}$ Ratio

Cbat/Creg ratio as function of the Vbat line impedance

Vbat line inductance [mH] vs $C_{BAT}/C_{REG}$ with different $R_{bat}$ values.
1.6 Typical Applications

**FIGURE 1-9: TYPICAL APPLICATION CIRCUIT**

![Typical Application Circuit Diagram]

**Note 1:** CREG, the load capacitor, should be ceramic or tantalum-rated for extended temperatures, 1.0-22 µF. See Figure 2-1 for selecting correct ESR.

**2:** CBAT is the filter capacitor for the external voltage supply. Typically 10 * CREG with no ESR restriction. See Figure 1-8 to select the minimum recommended value for CBAT. The RTP value is added to the line resistance.

**3:** This diode is only needed if CS/LWAKE is connected to VBAT supply.

**4:** Transient suppressor diode. Vclamp L = 43V.

**5:** This component is for additional load dump protection.

**FIGURE 1-10: TYPICAL LIN NETWORK CONFIGURATION**

![Typical LIN Network Configuration Diagram]
2.0 ELECTRICAL CHARACTERISTICS

2.1 Absolute Maximum Ratings†

VIN DC Voltage on RXD, and RESET ............................................................... -0.3V to VREG+0.3
VIN DC Voltage on TXD, CS/LWAKE ............................................................ -0.3 to +40V
VBB Battery Voltage, continuous, non-operating (Note 1) .................................. -0.3 to +40V
VBB Battery Voltage, non-operating (LIN bus recessive, no regulator load, t < 60s) (Note 2) ............ -0.3 to +43V
VBB Battery Voltage, transient ISO 7637 Test 1 ............................................. -100V
VBB Battery Voltage, transient ISO 7637 Test 2a .......................................... +75V
VBB Battery Voltage, transient ISO 7637 Test 3a ............................................ -150V
VBB Battery Voltage, transient ISO 7637 Test 3b ............................................ +100V
VLBUS Bus Voltage, continuous....................................................................... -18 to +30V
VLBUS Bus Voltage, transient (Note 3) ......................................................... -27 to +43V
ILBUS Bus Short Circuit Current Limit .......................................................... 200 mA
ESD protection on LIN, VBB (IEC 61000-4-2) (Note 4) .................................... ±15 kV
ESD protection on LIN, VBB (Human Body Model) (Note 5) .......................... ±8 kV
ESD protection on all other pins (Human Body Model) (Note 5) .................... ±4 kV
ESD protection on all pins (Charge Device Model) (Note 6) ............................ ±1500V
ESD protection on all pins (Machine Model) (Note 7) ...................................... ±200V
Maximum Junction Temperature ...................................................................... 150°C
Storage Temperature ....................................................................................... -65 to +150°C

Note 1: LIN 2.x compliant specification.
2: SAE J2602 compliant specification.
3: ISO 7637 immunity against transients (t < 500 ms).
5: According to AEC-Q100-002 / JESD22-A114.
6: According to AEC-Q100-011B.
7: According to AEC-Q100-003 / JESD22-A115.

† NOTICE: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

2.2 Nomenclature Used in this Document

Some terms and names used in this data sheet deviate from those referred to in the LIN specifications. Equivalent values are shown below.

<table>
<thead>
<tr>
<th>LIN 2.1 Name</th>
<th>Term used in the following tables</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>VBAT</td>
<td>not used</td>
<td>ECU operating voltage</td>
</tr>
<tr>
<td>VSUP</td>
<td>VBB</td>
<td>Supply voltage at device pin</td>
</tr>
<tr>
<td>VBUS_LIM</td>
<td>ISC</td>
<td>Current limit of driver</td>
</tr>
<tr>
<td>VBUSREC</td>
<td>VIL(LBUS)</td>
<td>Recessive state</td>
</tr>
<tr>
<td>VBUSDOM</td>
<td>VIH(LBUS)</td>
<td>Dominant state</td>
</tr>
</tbody>
</table>
## 2.3 DC Specifications

### Electrical Characteristics:
Unless otherwise indicated, all limits are specified for:

- $V_{BB} = 6.0V$ to $18.0V$
- $T_A = -40°C$ to $+125°C$

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Sym.</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Power</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
| VBB Quiescent Operating Current | $I_{BBQ}$ | — | — | 200 | $\mu A$ | $I_{OUT} = 0 mA$, LBUS recessive $V_{REG} = 5.0V$
|                               |      | — | — | 200 | $\mu A$ | $I_{OUT} = 0 mA$, LBUS recessive $V_{REG} = 3.3V$
| VBB Ready Current | $I_{BBRD}$ | — | — | 100 | $\mu A$ | $I_{OUT} = 0 mA$, LBUS recessive $V_{REG} = 5.0V$
|                               |      | — | — | 100 | $\mu A$ | $I_{OUT} = 0 mA$, LBUS recessive $V_{REG} = 3.3V$
| VBB Transmitter-off Current with Watchdog Disabled | $I_{BBTO}$ | — | — | 100 | $\mu A$ | With voltage regulator on, transmitter off, receiver on, $CS = V_{IH}, V_{REG} = 5.0V$
|                               |      | — | — | 100 | $\mu A$ | With voltage regulator on, transmitter off, receiver on, $CS = V_{IH}, V_{REG} = 3.3V$
| VBB Power-down Current | $I_{BBPD}$ | — | — | 4.5 | 8 | $\mu A$ | With voltage regulator powered off, receiver on and transmitter off, $CS = V_{IL}$
| VBB Current with VSS Floating | $I_{BBNOGND}$ | -1 | — | 1 | mA | $V_{BB} = 12V$, GND to $V_{BB}$, $V_{LIN} = 0-18V$

### Microcontroller Interface

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Sym.</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>High-level Input Voltage</td>
<td>$V_{IH}$</td>
<td>2.0</td>
<td>—</td>
<td>30</td>
<td>V</td>
<td>Through a current-limiting resistor</td>
</tr>
<tr>
<td>Low-level Input Voltage</td>
<td>$V_{IL}$</td>
<td>-0.3</td>
<td>—</td>
<td>0.8</td>
<td>V</td>
<td>Through a current-limiting resistor</td>
</tr>
<tr>
<td>High-level Input Current (TXD)</td>
<td>$I_{IH}$</td>
<td>-2.5</td>
<td>—</td>
<td>0.4</td>
<td>$\mu A$</td>
<td>Input voltage = 4.0V, ~800 kΩ internal adaptive pull-up</td>
</tr>
<tr>
<td>Low-level Input Current (TXD)</td>
<td>$I_{IL}$</td>
<td>-10</td>
<td>—</td>
<td>—</td>
<td>$\mu A$</td>
<td>Input voltage = 0.5V, ~800 kΩ internal adaptive pull-up</td>
</tr>
<tr>
<td>High-level Input Voltage (CS/LWAKE)</td>
<td>$V_{IH}$</td>
<td>2</td>
<td>—</td>
<td>30</td>
<td>V</td>
<td>Input voltage = 0.8$V_{REG}$ ~1.3 MΩ internal pull-down to $V_{SS}$</td>
</tr>
<tr>
<td>Low-level Input Voltage (CS/LWAKE)</td>
<td>$V_{IL}$</td>
<td>-0.3</td>
<td>—</td>
<td>0.8</td>
<td>V</td>
<td>Input voltage = 0.2$V_{REG}$ ~1.3 MΩ internal pull-down to $V_{SS}$</td>
</tr>
<tr>
<td>High-level Input Current (CS/LWAKE)</td>
<td>$I_{IH}$</td>
<td>—</td>
<td>—</td>
<td>8.0</td>
<td>$\mu A$</td>
<td>Input voltage = 0.8$V_{REG}$ ~1.3 MΩ internal pull-down to $V_{SS}$</td>
</tr>
<tr>
<td>Low-level Input Current (CS/LWAKE)</td>
<td>$I_{IL}$</td>
<td>—</td>
<td>—</td>
<td>5.0</td>
<td>$\mu A$</td>
<td>Input voltage = 0.2$V_{REG}$ ~1.3 MΩ internal pull-down to $V_{SS}$</td>
</tr>
<tr>
<td>Low-level Output Voltage (RXD)</td>
<td>$V_{OLRXD}$</td>
<td>—</td>
<td>—</td>
<td>0.2$V_{REG}$</td>
<td>V</td>
<td>$I_{OL} = 2 mA$</td>
</tr>
<tr>
<td>High-level Output Voltage (RXD)</td>
<td>$V_{OHRXD}$</td>
<td>0.8</td>
<td>$V_{REG}$</td>
<td>—</td>
<td>—</td>
<td>V</td>
</tr>
</tbody>
</table>

**Note 1:** Internal current limited. 2.0 ms maximum recovery time ($RL_{BUS} = 0\Omega$, TX = 0, $VL_{BUS} = V_{BB}$).

**Note 2:** For design guidance only, not tested.

**Note 3:** In POWER-DOWN mode, normal LIN recessive/dominant threshold is disabled; $V_{WK(LBUS)}$ is used to detect bus activities.
## 2.3 DC Specifications (Continued)

### DC Specifications

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Sym.</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bus Interface (DC specifications are for a VBB range of 6.0 to 18.0V)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>High-level Input Voltage</td>
<td>VIH(LBUS)</td>
<td>0.6 VBB</td>
<td>—</td>
<td>—</td>
<td>V</td>
<td>Recessive state</td>
</tr>
<tr>
<td>Low-level Input Voltage</td>
<td>VIL(LBUS)</td>
<td>-8</td>
<td>—</td>
<td>0.4 VBB</td>
<td>V</td>
<td>Dominant state</td>
</tr>
<tr>
<td>Input Hysteresis</td>
<td>VHYs</td>
<td>—</td>
<td>—</td>
<td>0.175 VBB</td>
<td>V</td>
<td>VIL(LBUS) — VIH(LBUS)</td>
</tr>
<tr>
<td>Low-level Output Current</td>
<td>IOL(LBUS)</td>
<td>40</td>
<td>—</td>
<td>200 mA</td>
<td>Output voltage = 0.1 VBB, VBB = 12V</td>
<td></td>
</tr>
<tr>
<td>Pull-up Current on Input</td>
<td>IPU(LBUS)</td>
<td>-180</td>
<td>—</td>
<td>-72 µA</td>
<td>~30 kΩ internal pull-up @ VIH (LBUS) = 0.7 VBB, VBB=12V</td>
<td></td>
</tr>
<tr>
<td>Short Circuit Current Limit</td>
<td>ISC</td>
<td>50</td>
<td>—</td>
<td>200 mA</td>
<td>(Note 1)</td>
<td></td>
</tr>
<tr>
<td>High-level Output Voltage</td>
<td>VOH(LBUS)</td>
<td>0.8 VBB</td>
<td>—</td>
<td>VBB</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Driver Dominant Voltage</td>
<td>V_LOSUP</td>
<td>—</td>
<td>—</td>
<td>1.1 V</td>
<td>VBB = 7.3V, RLOAD = 1000Ω</td>
<td></td>
</tr>
<tr>
<td>Driver Dominant Voltage</td>
<td>V_HISUP</td>
<td>—</td>
<td>—</td>
<td>1.2 V</td>
<td>VBB = 18V, RLOAD = 1000Ω</td>
<td></td>
</tr>
<tr>
<td>Input Leakage Current (at the receiver during dominant bus level)</td>
<td>IBUS_PAS_DOM</td>
<td>—1</td>
<td>—</td>
<td>—</td>
<td>mA</td>
<td>Driver off, VBUS = 0V, VBB = 12V</td>
</tr>
<tr>
<td>Input Leakage Current (at the receiver during recessive bus level)</td>
<td>IBUS_PAS_REC</td>
<td>-20</td>
<td>—</td>
<td>20 µA</td>
<td>Driver off, 8V &lt; VBB &lt; 18V 8V &lt; VBUS &lt; 18V VBUS ≥ VBB</td>
<td></td>
</tr>
<tr>
<td>Leakage Current (disconnected from ground)</td>
<td>IBUS_NO_GND</td>
<td>-10</td>
<td>—</td>
<td>+10</td>
<td>µA</td>
<td>GNDDEVICE = VBB, 0V &lt; VBUS &lt; 18V, VBB = 12V</td>
</tr>
<tr>
<td>Leakage Current (disconnected from VBB)</td>
<td>IBUS_NO_PWR</td>
<td>-10</td>
<td>—</td>
<td>+10</td>
<td>µA</td>
<td>VBB = GND, 0 &lt; VBUS &lt; 18V</td>
</tr>
<tr>
<td>Receiver Center Voltage</td>
<td>VBUS_CNT</td>
<td>0.475 VBB</td>
<td>0.5 VBB</td>
<td>0.525 VBB</td>
<td>V</td>
<td>VBUS_CNT = (VIL (LBUS) + VIH (LBUS))/2</td>
</tr>
<tr>
<td>Slave Termination</td>
<td>RSLAVE</td>
<td>20</td>
<td>30</td>
<td>47 kΩ</td>
<td>(Note 2)</td>
<td></td>
</tr>
<tr>
<td>Capacitance of slave node</td>
<td>CSLAVE</td>
<td>50</td>
<td>pF</td>
<td>—</td>
<td>(Note 2)</td>
<td></td>
</tr>
<tr>
<td>Wake-Up Voltage Threshold on LIN Bus</td>
<td>VWK(LBUS)</td>
<td>—</td>
<td>—</td>
<td>3.4 V</td>
<td>Wake up from POWER-DOWN mode (Note 3)</td>
<td></td>
</tr>
</tbody>
</table>

**Note 1:** Internal current limited. 2.0 ms maximum recovery time (RLBUS = 0Ω, TX = 0, VLBUS = VBB).

**Note 2:** For design guidance only, not tested.

**Note 3:** In POWER-DOWN mode, normal LIN recessive/dominant threshold is disabled; VWK(LBUS) is used to detect bus activities.
### 2.3 DC Specification (Continued)

#### DC Specifications

**Electrical Characteristics:**
Unless otherwise indicated, all limits are specified for:
- $V_{BB} = 6.0V$ to 18.0V
- $T_A = -40°C$ to +125°C
- $C_{LOADREG} = 10 \, \mu F$

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Sym.</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Voltage Regulator - 5.0V</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Output Voltage Range</td>
<td>$V_{REG}$</td>
<td>4.85</td>
<td>5.00</td>
<td>5.15</td>
<td>V</td>
<td>$0 , mA &lt; I_{OUT} &lt; 70 , mA$</td>
</tr>
<tr>
<td>Line Regulation</td>
<td>$\Delta V_{OUT1}$</td>
<td>—</td>
<td>10</td>
<td>50</td>
<td>mV</td>
<td>$I_{OUT} = 1 , mA$, $6.0V &lt; V_{BB} &lt; 18V$</td>
</tr>
<tr>
<td>Load Regulation</td>
<td>$\Delta V_{OUT2}$</td>
<td>—</td>
<td>10</td>
<td>50</td>
<td>mV</td>
<td>$5 , mA &lt; I_{OUT} &lt; 70 , mA$, $6.0V &lt; V_{BB} &lt; 12V$</td>
</tr>
<tr>
<td>Power Supply Ripple Reject</td>
<td>PSRR</td>
<td>—</td>
<td>—</td>
<td>50</td>
<td>dB</td>
<td>$1 , VPP @10-20 , kHz$, $I_{LOAD} = 20 , mA$</td>
</tr>
<tr>
<td>Output Noise Voltage</td>
<td>$e_N$</td>
<td>—</td>
<td>—</td>
<td>100</td>
<td>$\mu V_{RMS}$</td>
<td>$10 , Hz – 40 , MHz$, $C_{FILTER} = 10 , \mu F$, $C_{BP} = 0.1 , \mu F$, $I_{LOAD} = 20 , mA$</td>
</tr>
<tr>
<td>Shutdown Voltage Threshold</td>
<td>$V_{SD}$</td>
<td>3.5</td>
<td>—</td>
<td>4.0</td>
<td>V</td>
<td>See Figure 1-7 (Note 1)</td>
</tr>
<tr>
<td>Input Voltage to Turn-off Output</td>
<td>$V_{OFF}$</td>
<td>3.9</td>
<td>—</td>
<td>4.5</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Input Voltage to Turn-on Output</td>
<td>$V_{ON}$</td>
<td>5.25</td>
<td>—</td>
<td>6.0</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td><strong>Voltage Regulator - 3.3V</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Output Voltage</td>
<td>$V_{REG}$</td>
<td>3.20</td>
<td>3.30</td>
<td>3.40</td>
<td>V</td>
<td>$0 , mA &lt; I_{OUT} &lt; 70 , mA$</td>
</tr>
<tr>
<td>Line Regulation</td>
<td>$\Delta V_{OUT1}$</td>
<td>—</td>
<td>10</td>
<td>50</td>
<td>mV</td>
<td>$I_{OUT} = 1 , mA$, $6.0V &lt; V_{BB} &lt; 18V$</td>
</tr>
<tr>
<td>Load Regulation</td>
<td>$\Delta V_{OUT2}$</td>
<td>—</td>
<td>10</td>
<td>50</td>
<td>mV</td>
<td>$5 , mA &lt; I_{OUT} &lt; 70 , mA$, $6.0V &lt; V_{BB} &lt; 12V$</td>
</tr>
<tr>
<td>Power Supply Ripple Reject</td>
<td>PSRR</td>
<td>—</td>
<td>—</td>
<td>50</td>
<td>dB</td>
<td>$1 , VPP @10-20 , kHz$, $I_{LOAD} = 20 , mA$</td>
</tr>
<tr>
<td>Output Noise Voltage</td>
<td>$e_N$</td>
<td>—</td>
<td>—</td>
<td>100</td>
<td>$\mu V_{RMS}$/Hz</td>
<td>$10 , Hz – 40 , MHz$, $C_{FILTER} = 10 , \mu F$, $C_{BP} = 0.1 , \mu F$, $I_{LOAD} = 20 , mA$</td>
</tr>
<tr>
<td>Shutdown Voltage</td>
<td>$V_{SD}$</td>
<td>2.5</td>
<td>—</td>
<td>2.7</td>
<td>V</td>
<td>See Figure 1-7 (Note 2)</td>
</tr>
<tr>
<td>Input Voltage to Turn-off Output</td>
<td>$V_{OFF}$</td>
<td>3.9</td>
<td>—</td>
<td>4.5</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Input Voltage to Turn-on Output</td>
<td>$V_{ON}$</td>
<td>5.25</td>
<td>—</td>
<td>6.0</td>
<td>V</td>
<td></td>
</tr>
</tbody>
</table>
FIGURE 2-1: ESR CURVES FOR LOAD CAPACITOR SELECTION

<table>
<thead>
<tr>
<th>Load Capacitor [uF]</th>
<th>ESR [ohm]</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0.001</td>
</tr>
<tr>
<td></td>
<td>0.01</td>
</tr>
<tr>
<td></td>
<td>0.1</td>
</tr>
<tr>
<td></td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>10</td>
</tr>
</tbody>
</table>

- Unstable
- Stable only with Tantalum or Electrolytic cap.
- Stable with Tantalum, Electrolytic and Ceramic cap.
## 2.4 AC Specification

### AC CHARACTERISTICS

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Sym.</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Units</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bus Interface - Constant Slope Time Parameters (DC specifications are for a VBB range of 6.0 to 18.0V)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Slope rising and falling</td>
<td>tslope</td>
<td>3.5</td>
<td>—</td>
<td>22.5</td>
<td>µs</td>
<td>7.3V &lt;= VBB &lt;= 18V</td>
</tr>
<tr>
<td>Propagation Delay of Transmitter</td>
<td>ttranspd</td>
<td>—</td>
<td>—</td>
<td>6.0</td>
<td>µs</td>
<td>ttranspd = max (ttranspdr or ttranspdf)</td>
</tr>
<tr>
<td>Propagation Delay of Receiver</td>
<td>trecpd</td>
<td>—</td>
<td>—</td>
<td>6.0</td>
<td>µs</td>
<td>trecpd = max (trecpdr or trecpdf)</td>
</tr>
<tr>
<td>Symmetry of Propagation Delay of Receiver rising edge w.r.t. falling edge</td>
<td>trecsym</td>
<td>-2.0</td>
<td>—</td>
<td>2.0</td>
<td>µs</td>
<td>trecsym = max (trecpdf – trecpdr)</td>
</tr>
<tr>
<td>Symmetry of Propagation Delay of Transmitter rising edge w.r.t. falling edge</td>
<td>ttranssym</td>
<td>-2.0</td>
<td>—</td>
<td>2.0</td>
<td>µs</td>
<td>ttranssym = max (ttranspdr - ttranspdf)</td>
</tr>
<tr>
<td>Bus dominant time-out time</td>
<td>tto(lin)</td>
<td>—</td>
<td>—</td>
<td>25</td>
<td>mS</td>
<td></td>
</tr>
</tbody>
</table>

### Duty Cycle

- **Duty Cycle 1 @20.0 kbit/sec**
  - .396
  - %-bit

  CBUS; RBUS conditions:
  - 1 nF; 1 kΩ | 6.8 nF; 660Ω | 10 nF; 500Ω
  - THREC(MAX) = 0.744 x VBB, THDOM(MAX) = 0.581 x VBB, VBB = 7.0V - 18V; tbit = 50 µs.
  - D1 = tbus_rec(min) / 2 x tbit

- **Duty Cycle 2 @20.0 kbit/sec**
  - .581
  - %-bit

  CBUS; RBUS conditions:
  - 1 nF; 1 kΩ | 6.8 nF; 660Ω | 10 nF; 500Ω
  - THREC(MAX) = 0.284 x VBB, THDOM(MAX) = 0.422 x VBB, VBB = 7.6V - 18V; tbit = 50 µs.
  - D2 = tbus_rec(max) / 2 x tbit

- **Duty Cycle 3 @10.4 kbit/sec**
  - .417
  - %-bit

  CBUS; RBUS conditions:
  - 1 nF; 1 kΩ | 6.8 nF; 660Ω | 10 nF; 500Ω
  - THREC(MAX) = 0.778 x VBB, THDOM(MAX) = 0.616 x VBB, VBB = 7.0V - 18V; tbit = 96 µs.
  - D3 = tbus_rec(min) / 2 x tbit

- **Duty Cycle 4 @10.4 kbit/sec**
  - .590
  - %-bit

  CBUS; RBUS conditions:
  - 1 nF; 1 kΩ | 6.8 nF; 660Ω | 10 nF; 500Ω
  - THREC(MAX) = 0.251 x VBB, THDOM(MAX) = 0.389 x VBB, VBB = 7.6V - 18V; tbit = 96 µs.
  - D4 = tbus_rec(max) / 2 x tbit

**Note 1:** Time depends on external capacitance and load. Test condition: CREG = 4.7µF, no resistor load.

**Note 2:** For design guidance only, not tested.
2.4 AC Specification (Continued)

### AC CHARACTERISTICS

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Units</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Voltage Regulator</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Bus Activity Debounce time</td>
<td>$t_{\text{BDB}}$</td>
<td>30</td>
<td>80</td>
<td>250</td>
<td>µs</td>
<td></td>
</tr>
<tr>
<td>Bus Activity to Voltage Regulator Enabled</td>
<td>$t_{\text{BACTIVE}}$</td>
<td>35</td>
<td>—</td>
<td>200</td>
<td>µs</td>
<td></td>
</tr>
<tr>
<td>Voltage Regulator Enabled to Ready</td>
<td>$t_{\text{VEVR}}$</td>
<td>300</td>
<td>—</td>
<td>1200</td>
<td>µs</td>
<td>(Note 1)</td>
</tr>
<tr>
<td>Chip Select to Ready Mode</td>
<td>$t_{\text{CSR}}$</td>
<td>—</td>
<td>—</td>
<td>230</td>
<td>µs</td>
<td>(Note 2)</td>
</tr>
<tr>
<td>Chip Select to Power-down</td>
<td>$t_{\text{CSPD}}$</td>
<td>—</td>
<td>—</td>
<td>300</td>
<td>µs</td>
<td>(Note 2)</td>
</tr>
<tr>
<td>Short circuit to shut-down</td>
<td>$t_{\text{THERM}}$</td>
<td>20</td>
<td>—</td>
<td>100</td>
<td>µs</td>
<td></td>
</tr>
</tbody>
</table>

**RESET Timing**

| $V_{\text{REG}}$ OK detect to RESET inactive | $t_{\text{RPU}}$ | — | — | 60.0 | µs | (Note 2) |
| $V_{\text{REG}}$ not OK detect to RESET active | $t_{\text{RPD}}$ | — | — | 60.0 | µs | (Note 2) |

**Note 1:** Time depends on external capacitance and load. Test condition: $C_{\text{REG}} = 4.7\ \mu\text{F}$, no resistor load.

**Note 2:** For design guidance only, not tested.

2.5 Thermal Specifications

### THERMAL CHARACTERISTICS

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Typ.</th>
<th>Max.</th>
<th>Units</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Recovery Temperature</td>
<td>$\theta_{\text{RECOVERY}}$</td>
<td>+140</td>
<td>—</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>Shutdown Temperature</td>
<td>$\theta_{\text{SHUTDOWN}}$</td>
<td>+150</td>
<td>—</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>Short Circuit Recovery Time</td>
<td>$t_{\text{THERM}}$</td>
<td>1.5</td>
<td>5.0</td>
<td>ms</td>
<td></td>
</tr>
</tbody>
</table>

**Thermal Package Resistances**

| Parameter | Symbol | Typ. | Max. | Units | |
|-----------|--------|------|------|-------| |
| Thermal Resistance, 8-PDIP | $\theta_{\text{JA}}$ | 89.3 | — | °C/W | |
| Thermal Resistance, 8-SOIC | $\theta_{\text{JA}}$ | 149.5 | — | °C/W | |
| Thermal Resistance, 8-QFN | $\theta_{\text{JA}}$ | 48.0 | — | °C/W | |

**Note 1:** The maximum power dissipation is a function of $T_{\text{JMAX}}$, $\theta_{\text{JA}}$ and ambient temperature $T_{\text{A}}$. The maximum allowable power dissipation at an ambient temperature is $P_{\text{D}} = (T_{\text{JMAX}} - T_{\text{A}}) \theta_{\text{JA}}$. If this dissipation is exceeded, the die temperature will rise above 150°C and the MCP2025 will go into thermal shutdown.
2.6 Timing Diagrams and Specifications

**FIGURE 2-2: BUS TIMING DIAGRAM**

**FIGURE 2-3: REGULATOR BUS WAKE TIMING DIAGRAM**
FIGURE 2-4: CS/LWAKE, REGULATOR AND RESET TIMING DIAGRAM

FIGURE 2-5: TYPICAL IBBQ VS. TEMPERATURE - 5.0V

FIGURE 2-6: IBBQ TRANS-OFF VS. TEMPERATURE - 5.0V

FIGURE 2-7: IBBQ POWER-DOWN VS. TEMPERATURE - 5.0V
FIGURE 2-8: TYPICAL IBBQ VS. TEMPERATURE - 3.3V

FIGURE 2-9: IBBQ TRANS-OFF VS. TEMPERATURE - 3.3V

FIGURE 2-10: IBBQ POWER-DOWN VS. TEMPERATURE - 3.3V
3.0 PACKAGING INFORMATION

3.1 Package Marking Information

**Legend:**
- XX...X: Customer-specific information
- Y: Year code (last digit of calendar year)
- YY: Year code (last 2 digits of calendar year)
- WW: Week code (week of January 1 is week ‘01’)
- NNN: Alphanumeric traceability code
- \(^{e3}\): Pb-free JEDEC designator for Matte Tin (Sn)
- *: This package is Pb-free. The Pb-free JEDEC designator \(^{e3}\) can be found on the outer packaging for this package.

**Note:** In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.
8-Lead Plastic Dual Flat, No Lead Package (MD) – 4x4x0.9 mm Body [DFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging
8-Lead Plastic Dual Flat, No Lead Package (MD) – 4x4x0.9 mm Body [DFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

### Dimensions

<table>
<thead>
<tr>
<th>Units</th>
<th>MILLIMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of Pins</td>
<td>N 8</td>
</tr>
<tr>
<td>Pitch</td>
<td>e 0.80 BSC</td>
</tr>
<tr>
<td>Overall Height</td>
<td>A 0.80 0.90 1.00</td>
</tr>
<tr>
<td>Standoff</td>
<td>A1 0.00 0.02 0.05</td>
</tr>
<tr>
<td>Contact Thickness</td>
<td>A3 0.20 REF</td>
</tr>
<tr>
<td>Overall Length</td>
<td>D 4.00 BSC</td>
</tr>
<tr>
<td>Exposed Pad Width</td>
<td>E2 2.60 2.70 2.80</td>
</tr>
<tr>
<td>Overall Width</td>
<td>E 4.00 BSC</td>
</tr>
<tr>
<td>Exposed Pad Length</td>
<td>D2 3.40 3.50 3.60</td>
</tr>
<tr>
<td>Contact Width</td>
<td>b 0.25 0.30 0.35</td>
</tr>
<tr>
<td>Contact Length</td>
<td>L 0.30 0.40 0.50</td>
</tr>
<tr>
<td>Contact-to-Exposed Pad</td>
<td>K 0.20 - -</td>
</tr>
</tbody>
</table>

**Notes:**
1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Package may have one or more exposed tie bars at ends.
3. Package is saw singulated
4. Dimensioning and tolerancing per ASME Y14.5M
   - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
   - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-131E Sheet 2 of 2
8-Lead Plastic Dual Flat, No Lead Package (MD) - 4x4x0.9 mm Body [DFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

![Recommended Land Pattern](image)

### Recommended Land Pattern

<table>
<thead>
<tr>
<th>Units</th>
<th>Dimension Limits</th>
<th>MIN</th>
<th>NOM</th>
<th>MAX</th>
</tr>
</thead>
<tbody>
<tr>
<td>Contact Pitch</td>
<td>E</td>
<td>0.80 BSC</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Optional Center Pad Width</td>
<td>W2</td>
<td>3.60</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Optional Center Pad Length</td>
<td>T2</td>
<td>2.50</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Contact Pad Spacing</td>
<td>C1</td>
<td>4.00</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Contact Pad Width (X8)</td>
<td>X1</td>
<td>0.35</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Contact Pad Length (X8)</td>
<td>Y1</td>
<td>0.75</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Distance Between Pads</td>
<td>G</td>
<td>0.45</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

   BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2131C
8-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

<table>
<thead>
<tr>
<th>Units</th>
<th>INCHES</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dimension Limits</td>
<td>MIN</td>
</tr>
<tr>
<td>Number of Pins</td>
<td>N</td>
</tr>
<tr>
<td>Pitch</td>
<td>e</td>
</tr>
<tr>
<td>Top to Seating Plane</td>
<td>A</td>
</tr>
<tr>
<td>Molded Package Thickness</td>
<td>A2</td>
</tr>
<tr>
<td>Base to Seating Plane</td>
<td>A1</td>
</tr>
<tr>
<td>Shoulder to Shoulder Width</td>
<td>E</td>
</tr>
<tr>
<td>Molded Package Width</td>
<td>E1</td>
</tr>
<tr>
<td>Overall Length</td>
<td>D</td>
</tr>
<tr>
<td>Tip to Seating Plane</td>
<td>L</td>
</tr>
<tr>
<td>Lead Thickness</td>
<td>c</td>
</tr>
<tr>
<td>Upper Lead Width</td>
<td>b1</td>
</tr>
<tr>
<td>Lower Lead Width</td>
<td>b</td>
</tr>
<tr>
<td>Overall Row Spacing §</td>
<td>eB</td>
</tr>
</tbody>
</table>

Notes:
1. Pin 1 visual index feature may vary, but must be located with the hatched area.
2. § Significant Characteristic.
3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
4. Dimensioning and tolerancing per ASME Y14.5M.
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-018B
Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

Microchip Technology Drawing No. C04-057C Sheet 1 of 2
### 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

![8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]](image)

<table>
<thead>
<tr>
<th>Units</th>
<th>MILLIMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Dimension Limits</td>
</tr>
<tr>
<td>Number of Pins</td>
<td>N</td>
</tr>
<tr>
<td>Pitch</td>
<td>e</td>
</tr>
<tr>
<td>Overall Height</td>
<td>A</td>
</tr>
<tr>
<td>Molded Package Thickness</td>
<td>A2</td>
</tr>
<tr>
<td>Standoff</td>
<td>A1</td>
</tr>
<tr>
<td>Overall Width</td>
<td>E</td>
</tr>
<tr>
<td>Molded Package Width</td>
<td>E1</td>
</tr>
<tr>
<td>Overall Length</td>
<td>D</td>
</tr>
<tr>
<td>Chamfer (Optional)</td>
<td>h</td>
</tr>
<tr>
<td>Foot Length</td>
<td>L</td>
</tr>
<tr>
<td>Footprint</td>
<td>L1</td>
</tr>
<tr>
<td>Foot Angle</td>
<td>φ</td>
</tr>
<tr>
<td>Lead Thickness</td>
<td>c</td>
</tr>
<tr>
<td>Lead Width</td>
<td>b</td>
</tr>
<tr>
<td>Mold Draft Angle Top</td>
<td>α</td>
</tr>
<tr>
<td>Mold Draft Angle Bottom</td>
<td>β</td>
</tr>
</tbody>
</table>

**Notes:**

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. § Significant Characteristic
3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
4. Dimensioning and tolerancing per ASME Y14.5M
   - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
   - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-057C Sheet 2 of 2
8-Lead Plastic Small Outline (SN) – Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

RECOMMENDED LAND PATTERN

<table>
<thead>
<tr>
<th>Units</th>
<th>MILLIMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dimension Limits</td>
<td>MIN</td>
</tr>
<tr>
<td>Contact Pitch</td>
<td>E</td>
</tr>
<tr>
<td>Contact Pad Spacing</td>
<td>C</td>
</tr>
<tr>
<td>Contact Pad Width (X8)</td>
<td>X1</td>
</tr>
<tr>
<td>Contact Pad Length (X8)</td>
<td>Y1</td>
</tr>
</tbody>
</table>

Notes:
1. Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2057A
APPENDIX A: REVISION HISTORY

Revision A (June 2012)

• Original Release of this Document.
NOTES:
PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

<table>
<thead>
<tr>
<th>PART NO.</th>
<th>–X</th>
<th>/XX</th>
</tr>
</thead>
<tbody>
<tr>
<td>Device</td>
<td></td>
<td></td>
</tr>
<tr>
<td>MCP2025</td>
<td></td>
<td></td>
</tr>
<tr>
<td>MCP2025T</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Temperature Range</td>
<td></td>
<td></td>
</tr>
<tr>
<td>E</td>
<td>-40°C to +125°C</td>
<td></td>
</tr>
<tr>
<td>Package</td>
<td></td>
<td></td>
</tr>
<tr>
<td>P</td>
<td>Plastic DIP (300 mil Body), 8-lead</td>
<td></td>
</tr>
<tr>
<td>SN</td>
<td>Plastic Small Outline SOIC, 8-lead</td>
<td></td>
</tr>
<tr>
<td>MD</td>
<td>Plastic Dual Flat DFN, 8-lead</td>
<td></td>
</tr>
</tbody>
</table>

Examples:

a) MCP2025-330E/SN: 3.3V, 8L-SOIC package
b) MCP2025-330E/P: 3.3V, 8L-PDIP package
c) MCP2025-330E/MD: 3.3V, 8L-DFN package
d) MCP2025-500E/SN: 5.0V, 8L-SOIC package
e) MCP2025-500E/P: 5.0V, 8L-PDIP package
f) MCP2025-500E/MD: 5.0V, 8L-DFN package
g) MCP2025T-330E/SN: Tape and Reel, 3.3V, 8L-SOIC package
h) MCP2025T-500E/SN: Tape and Reel, 5.0V, 8L-SOIC package
i) MCP2025T-330E/MD: Tape and Reel, 3.3V, 8L-DFN package
j) MCP2025T-500E/MD: Tape and Reel, 5.0V, 8L-DFN package
Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELoQ, KEELoQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC32 logo, rPIC and Uni/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MxLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscent Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rFLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2012, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-62076-393-3

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company’s quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KeeloQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip’s quality system for the design and manufacture of development systems is ISO 9001:2000 certified.
## Worldwide Sales and Service

### AMERICAS
**Corporate Office**
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
http://www.microchip.com/support
Web Address:
www.microchip.com

**Atlanta**
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

**Boston**
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

**Chicago**
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

**Cleveland**
Independence, OH
Tel: 216-447-0464
Fax: 216-447-0643

**Dallas**
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

**Detroit**
Farmington Hills, MI
Tel: 248-538-2250
Fax: 248-538-2260

**Indianapolis**
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453

**Los Angeles**
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608

**Santa Clara**
Santa Clara, CA
Tel: 408-961-6444
Fax: 408-961-6445

**Toronto**
Mississauga, Ontario, Canada
Tel: 905-673-0699
Fax: 905-673-6509

### ASIA/PACIFIC
**Asia Pacific Office**
Suites 3707-14, 37th Floor
Tower 6, The Gateway
Harbour City, Kowloon
Hong Kong
Tel: 852-2401-1200
Fax: 852-2401-3431

**Australia - Sydney**
Tel: 61-2-9868-6733
Fax: 61-2-9868-6755

**China - Beijing**
Tel: 86-10-8569-7000
Fax: 86-10-8528-2104

**China - Chengdu**
Tel: 86-28-8665-5511
Fax: 86-28-8665-7889

**China - Chongqing**
Tel: 86-23-8980-9588
Fax: 86-23-8901-9500

**China - Hangzhou**
Tel: 86-571-2819-3187
Fax: 86-571-2819-3189

**China - Hong Kong SAR**
Tel: 852-2401-1200
Fax: 852-2401-3431

**China - Nanjing**
Tel: 86-25-8473-2640
Fax: 86-25-8473-2470

**China - Qingdao**
Tel: 86-532-8502-7355
Fax: 86-532-8502-7205

**China - Shanghai**
Tel: 86-21-5407-5533
Fax: 86-21-5407-5066

**China - Shenyang**
Tel: 86-24-2334-2829
Fax: 86-24-2334-2393

**China - Shenzhen**
Tel: 86-755-8203-2660
Fax: 86-755-8203-1760

**China - Wuhan**
Tel: 86-27-5980-5300
Fax: 86-27-5980-5118

**China - Xian**
Tel: 86-29-8833-7252
Fax: 86-29-8833-7256

**China - Xiamen**
Tel: 86-592-2388138
Fax: 86-592-2388130

**China - Zhuhai**
Tel: 86-756-3210040
Fax: 86-756-3210049

### ASIA/PACIFIC
**India - Bangalore**
Tel: 91-80-3090-4444
Fax: 91-80-3090-4123

**India - New Delhi**
Tel: 91-11-4160-8631
Fax: 91-11-4160-8632

**India - Pune**
Tel: 91-20-2566-1512
Fax: 91-20-2566-1513

**Japan - Osaka**
Tel: 81-66-152-7160
Fax: 81-66-152-9310

**Japan - Yokohama**
Tel: 81-45-471-6166
Fax: 81-45-471-6122

**Korea - Daegu**
Tel: 82-53-744-4301
Fax: 82-53-744-4302

**Korea - Seoul**
Tel: 82-2-554-7200
Fax: 82-2-558-5932 or 82-2-558-5934

**Malaysia - Kuala Lumpur**
Tel: 60-3-6201-9857
Fax: 60-3-6201-9859

**Malaysia - Penang**
Tel: 60-4-227-8870
Fax: 60-4-227-8850

**Philippines - Manila**
Tel: 63-2-634-9065
Fax: 63-2-634-9069

**Singapore**
Tel: 65-6334-8870
Fax: 65-6334-8850

**Taiwan - Hsin Chu**
Tel: 886-3-5778-366
Fax: 886-3-5770-955

**Taiwan - Kaohsiung**
Tel: 886-7-536-4818
Fax: 886-7-330-9305

**Taiwan - Taipei**
Tel: 886-2-2500-6610
Fax: 886-2-2508-0102

**Thailand - Bangkok**
Tel: 66-2-694-1351
Fax: 66-2-694-1350

### EUROPE
**Austria - Wels**
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

**Denmark - Copenhagen**
Tel: 45-4450-2828
Fax: 45-4485-2829

**France - Paris**
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

**Germany - Munich**
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

**Italy - Milan**
Tel: 39-0331-742611
Fax: 39-0331-466781

**Netherlands - Drunen**
Tel: 31-416-690399
Fax: 31-416-690340

**Spain - Madrid**
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

**UK - Wokingham**
Tel: 44-118-921-5869
Fax: 44-118-921-5820

11/29/11